
|
 |

News and Events

« Back to News

Announcement
August 31, 2008
 ERG engages DFT Engineer....
ERG was successful placing a senior DFT Lead for an SOC project in San Jose, CA. The engineer needed experience with DFT aspects like MemBIST, Logic BIST, ATPG, Memory repair, Test Compression in an ASIC methodology environment.

|
|
 |

|